PTO/S8/054(10-01)
Approved for use through 10/31/2002, OMB 651-0031
Peters & Tredement Office: U.S. DEPARTMENT OF CONSERCE

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Complete if Known		
	Application Number	Unknown 10/731,691	
	Filing Date	Even Date Herewith	
	First Named Inventor	Janik, Kenneth	
	Group Art Unit	Unknown 2181	
	Examiner Name	Donaghue, Larry W. TREAT	
Sheet 1 of 3	Attorney Docket No: 884.002US6		

		US PA	TENT DOCUMENT	S		•
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
MMT	US-4,658,355	04/01/1987	Hatakeyama, et al.	742	4	
1	US-5,363,495	11/08/1994	Fry, R. E., et al.	395	375	08/26/1991
	US-5,428,807	06/01/1995	McKeen, et al.	712	216	
	US-5,497,499	03/05/1996	Garg, S., et al.	395	800	03/28/1994
	US-5,572,690	11/05/1996	Moinar, C. E., et al.	395	376	98/06/1995
	US-5,600,848	02/01/1997	Sproull, et al.	712	42 /	7
	US-5,682,493	10/01/1997	Yung, et al.	712	217/	
	US-5,699,460	12/01/1997	Kopet, et al.	382	307	
	US-5,704,054	12/01/1997	Bhattacharya	712	212	
	US-5,748,936	05/01/1998	Karp, et al.	712/	218	
	US-5,758,139	05/01/1998	Sutherland, et al.	718	600	
	US-5,805,838	09/01/1998	Sutherland, et al.	710	112	
	US-5,838,939	11/01/1998	Sutherland	712-	200	
	US-5,913,059	06/15/1999	Torii, S.	395	674	07/25/1897
	US-5,943,491	08/01/1999	Sutherland, et al.	709	400	
	US-5,944,816	08/31/1999	Dutton, D. J., et al.	712	215	05/17/1996
	US-5,974,524	10/01/1999	Cheong, et al.	712	23	
	US-5,987,588	11/16/1999	Popescu, V., et al.	712	23	08/28/1998
	US-6,065,109	05/16/2000	Coates, W. S.	712/	201	02/05/1997
	US-6,085,316	07/01/2000	Sutherland, et al.	7/2	245	
	US-6,185,668	02/01/2001	Arya	(712	23	
7	US-6,205,538	03/01/2001	Yung	712	201	
MMT	US-6,381,692	04/01/2002	Martin, et al.	712	244	

FOREIGN PATENT DOCUMENTS						
Examiner initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Ť
Ment		BHANDARKAR, D., et al., "Performance Characterization of the Pentium Pro Processor", Proceedings of the Third International Symposium on High-Performance Computer Architecture, San Antonio, TX, (Feb. 1-5, 1997), pp. 288-297	
VENT		BURGER, D., "The SimpleScalar Tool Set, Version 2.0", <u>University of Wisconsin-Madison Computer Sciences Department Technical Report #1342</u> , (June 1997), pp. 1-21	
WENT		CARLSON, R., et al., "VRP Simulator", <a href="http://www.ece.orst.edu/~sllu/cfpp/vrpsim/docs/vrpsim.html">http://www.ece.orst.edu/~sllu/cfpp/vrpsim/docs/vrpsim.html</a> , (April 1996), 12 p.	

EXAMINER WEAT DATE CONSIDERED 5/15/66

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OAB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COAMERCE

Substitute for form 1449APTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid CMB control number Complete if Known		
	Applicati n Number	Unknown 10/731,691	
	Filing Date	Even Date Herewith'	
	First Named Inventor	Janik, Kenneth	
	Group Art Unit	Unknown 2161	
	Examiner Name	Donaghue, Larry W. TREAT	
Sheet 2 of 3 Attorney Docket No: 884.002US6			

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
		CHILDERS, B. R., et al., "A Design Environment for Counterflow Pipeline	
, ,		Synthesis", ACM Sigplan Workshop Proceedings on Languages, Compilers, and	ļ
mus		Tools for Embedded Systems, Montreal, Canada, (June 19-20, 1998), pp. 223-	
		234	
8		CHILDERS, B. R., et al., "Application-Specific Pipelines for Exploiting Instruction-	
		Level Parallelism", University of Virginia Computer Science Technical Report No.	
$\vdash$		CS-98-14, (May 1, 1998), 10 p.	
		CHILDERS, B. R., et al., "Automatic Counterflow Pipeline Synthesis", University	
		of Virginia Computer Science Technical Report No. CS-98-01, (Jan. 1998), 6 p.	
		CHILDERS, B. R., et al., "Synthesis of Application-Specific Counterflow	1
		Pipelines", Department of Computer Science Slides of the Workshop on the	1
		Interaction between Compilers and Computer Architecture, San Jose, CA, (Feb. 4, 1996), 5 p.	
<del></del>		JANIK, KENNETH J., et al., "Advances of the Counterflow Pipeline	
1 / 1		Microarchitecture", IEEE Computer Soc. Press - Proceedings of the Third	-
		International Symposium on High-Performance Computer Architecture, (1997), 7	
		p.	
		JANIK, K. J., et al., "Synchronous Implementation of a Counterflow Pipeline	
		Processor", Proceedings of the 1996 International Symposium on Circuits and	
		Systems, 4, (May 12-15, 1996), 6 p.	
		JONES, M. D., "A New Approach to Microprocessors",	
		http://lal.cs.byu.edu/people/jones/latex/sproull.html/sproull.html.html, (1994), pp.	
		1-17	
		JONES, MICHAEL D., "Future Computer Plumbing", Insight, 10 (1), (1994), pp.	
		50-61	
		JOSEPHS, M. B., et al., "Formal design of an asynchronous DSP counterflow	
\		pipeline: a case study in Handshake Algebra", Proceedings of the International	
\		Symposium on Advanced Research in Asynchronous Circuits and Systems, Salt	
		Lake City, Utah, (Nov. 3-5, 1994), pp. 206-215	
		KORVER, "Asynchronous implementation of the SCPP-A counterflow pipelined	
		processor", pp. 287-294	
		LO, J. L., et al., "Converting Thread-Level Parallelism to Instruction-Level	
		Parallelism via Simultaneous Multithreading", <u>ACM Transactions on Computer</u>	
<i> </i>		Systems, 15 (3), (Aug. 1997), pp. 322-354	
<del>                                     </del>		MILLER, et al., "Non-Stalling Counterflow Architecture", (Feb., 1998),334-341	
\/		SMITH, J. E., et al., "The Microarchitecture of Superscalar Processors",	
<b></b>	·	Proceedings of the IEEE, 83 (12), (Dec. 1995), pp. 1609-1624  SPROULL, ROBERT F., et al., "The Counterflow Pipeline Processor	
		Architecture", IEEE Design & Test of Computers, Vol. 11, No. 5, (Fall 1994), pp.	
Kent		48-59	
		1 70 00	اـــــا

EXAMINER	W. TREAT	DATE CONSIDERED 5/14/2006
		DATE CONSIDERED ) / (4) / 2006

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Tridement Office U.B. OEPARTNERT OF COMMERCE

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Under the Peperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid CMB control number Complete if Known		
	<b>Application Number</b>	Unknown 10/731691	
	Filing Date	Even Date Herewith	
	First Named Inventor	Janik, Kenneth	
	<b>Group Art Unit</b>	Unknown 2191	
	Examiner Name	Donaghue, Larry W. TREAT	
Sheet 3 of 3	Attorney Docket No: 884.002US6		

want	WERNER, "Asynchronous Processor Survey", IEEE, (Nov. 1997), 67-76	
went	WERNER, et al., "Counterflow Pipeline Based Dynamic Instruction Scheduling", IEEE, 69-79	
	YAKOVLEV, A., "Designing Control Logic for Counterflow Pipeline Processor	
MART	Using Petri Nets", <u>University of Newcastle upon Tyne Technical Report No. 522,</u> (May 3, 1995), pp. 1-24	